Comprehensive survey of ternary full adders: Statistics, corrections, and assessments

نویسندگان

چکیده

The history of ternary adders goes back to more than 6 decades ago. Since then, a multitude full (TFAs) have been presented in the literature. This article conducts review TFAs so that one can be familiar with utilised design methodologies and their prevalence. Moreover, despite numerous TFAs, almost none them are simplest form. A large number transistors could eliminated by considering partial TFA instead complete one. According our investigation, only 28.6% previous designs TFAs. Also, they simplified even further assuming an output carry voltage 0 V or VDD. way, single-VDD design, division inside Carry generator part would less power dissipated. As far as we searched, there three this favourable condition Additionally, most simulation setups articles not realistic enough. Therefore, results reported these papers neither comparable nor entirely valid. authors got motivated conduct survey, elaborate on issue, enhance some designs. Among 84 papers, 10 different (from 11 papers) selected, simplified, simulated article. Simulation HSPICE 32 nm carbon nanotube FET technology reveal outperform original versions terms delay, power, transistor count.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High Performance CNFET-based Ternary Full Adders

This paper investigates the use of carbon nanotube field effect transistors (CNFETs) for the design of ternary full adder cells. The proposed circuits have been designed based on the unique properties of CNFETs such as having desired threshold voltages by adjusting diameter of the CNFETs gate nanotubes. The proposed circuits are examined using HSPICE simulator with the standard 32 nm CNFET tech...

متن کامل

Existing Full Adders and Their

The main objectives is to compare the existing full adders circuits and there performances and to design a Low Power Full Adder having improved result as compared to existing full adders. The various full adders are described namely BBL-PT (branch based logic and pass transistor logic based), conventional CMOS full adder and hybrid full adder. Finally comparisons between the various full adders...

متن کامل

asymptotic property of order statistics and sample quntile

چکیده: فرض کنید که تابعی از اپسیلون یک مجموع نامتناهی از احتمالات موزون مربوط به مجموع های جزئی براساس یک دنباله از متغیرهای تصادفی مستقل و همتوزیع باشد، و همچنین فرض کنید توابعی مانند g و h وجود دارند که هرگاه امید ریاضی توان دوم x متناهی و امیدریاضی x صفر باشد، در این صورت می توان حد حاصلضرب این توابع را بصورت تابعی از امید ریاضی توان دوم x نوشت. حالت عکس نیز برقرار است. همچنین ما با استفاده...

15 صفحه اول

Performance of CMOS Current Mode Full Adders

We present the performance of three different multivalued current mode 1-bit adders. These circuits have been simulated with the electrical parameters of a standard 1.2 μm CMOS technology. The performance of a binary voltage mode 1-bit adder is also presented. The binary version uses twice more transistors comparing with multivalued ones, but it is two or three times faster. Multivalued version...

متن کامل

New full adders using multi-layer perceptron network

How to reconfigure a logic gate for a variety of functions is an interesting topic. In this paper, a different method of designing logic gates are proposed. Initially, due to the training ability of the multilayer perceptron neural network, it was used to create a new type of logic and full adder gates. In this method, the perceptron network was trained and then tested. This network was 100% ac...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IET circuits, devices & systems

سال: 2023

ISSN: ['1751-858X', '1751-8598']

DOI: https://doi.org/10.1049/cds2.12152